top of page
.png)
SILICON ENGINEERING
SILICON ENGINEERING
EDIGIM is working with US customers, India development centres in the area of IP design, SoC integration.
Our offerings in ASIC/SoC design are as follows:
-
Micro-architecture chip design
-
RTL design
-
Functional verification
-
SoC integration
-
ASIC IP development
Key strength of EDIGIM is in Verification services. We were part of a complex SoC intended for AI application designed around multicore ARM CPU and Graphics processor interconnected with proprietary interconnect. More than 60% of ongoing projects are for Verification of IPs, Subsystem and SoC.
Our Verification services include following.
-
SoC/IP Functional Verification
-
Experience on ARM Cortex series Processor verification
-
Analog Mixed Signal Verification
-
IP Development and Verification
-
EDA Tool Validation
-
Pre-Silicon and Post-Silicon Validation/Verification
EDIGIM also offers skilled engineering resources for RTL to GDS and Custom chip design.
Design Verification
Hardware Verification is the process of checking the design functionality for the given specifications. It is one of the largest tasks in silicon development and has the biggest impact on the key business drivers of quality, schedule, and cost. EDIGIM offering covers all aspects of Verification flow from feature extraction to coverage closure and equipped with custom-designed verification productivity tools for reducing verification turnaround times. EDIGIM bring verification expertise across multiple industry verticals spanning Consumer Electronics, Wireless, Data Centre, Automotive and Memory/Storage segments.
Silicon success thanks to design prowess
OUR COURSES
Design For Test And Debug
Agile and high quality – analog design creation
Design For Testing (DFT) and Debugging (DFD) are critical stages in the micro-architectural phase of the design. Working in tandem with client’s design team, our experts understand the anatomy of the chip and thus helps carve out its DFT and DFD architecture. They leverage the implemented DFT architecture incorporating RTL and design verification via the pattern generation phase.
Physical Design
Rich and extensive Physical Design (PD) experience has enabled the team to work on multiple successful tape-outs. Expertise with all Industry standard EDA tools, Design Flow and well trained to handle low power, high performance area critical designs.
Motivated team, better design capability
Analog & Mixed Signal (AMS) Design
Engineering chip anatomy with testability and debugging
Analog and Mixed signal design team at EDIGIM specializes in High quality design for different applications with process nodes varying from 350nm to most advanced 5nm designs. The IPs were developed for different industry verticals like Automotive, Communication, Consumer, Medical, IoT etc. The competent team has rich experience of successfully delivering more than 50+ silicon proven Analog chips during last few years with full ownership of the delivery from Spec to GDSII sign off, supported with silicon validation to global semiconductor companies.
bottom of page